

Product Summary

$V_{(BR)DSS}$	$R_{DS(on)MAX}$	I_D
60V	43m Ω @10V	5A
	47m Ω @4.5V	


Feature

- Trench Power LV MOSFET technology
- High density cell design for Low $R_{DS(ON)}$
- Suffix "-Q1" for AEC-Q101

Application


- PWM application
- Load switch

Package




SOT-23-6L

Circuit diagram



Marking



Absolute maximum ratings (Ta=25°C unless otherwise noted)







Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	60	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _D	5	A
Continuous Drain Current(T _A =70°C)	I _D (70°C)	4	
Pulsed Drain Current ¹⁾	I _{DM}	20	A
Power Dissipation	P _D	1.25	W
Thermal Resistance from Junction to Ambient ²⁾	R _{θJA}	100	°C/W
Junction Temperature	T _J	150	°C
Storage Temperature	T _{STG}	-55 ~ +150	°C

Electrical characteristics (T_J=25 °C, unless otherwise noted)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	60			V
Zero gate voltage drain current	I _{DSS}	V _{DS} = 60V, V _{GS} = 0V			1	μA
Gate-body leakage current	I _{GSS}	V _{GS} = ±20V, V _{DS} = 0V			±100	nA
Gate threshold voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.0	1.5	2.5	V
Drain-source on-resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 5A V _{GS} = 4.5V, I _D = 4A		34	43	mΩ
				36	47	
Dynamic characteristics³⁾						
Input Capacitance	C _{iss}	V _{DS} = 30V, V _{GS} = 0V, f = 1MHz		1018		pF
Output Capacitance	C _{oss}			70		
Reverse Transfer Capacitance	C _{rss}			62		
Total Gate Charge	Q _g	V _{DS} = 30V, V _{GS} = 10V, I _D = 5A		26.4		nC
Gate-Source Charge	Q _{gs}			5.4		
Gate-Drain Charge	Q _{gd}			6.5		
Turn-on delay time	t _{d(on)}	V _{DD} = 30V, V _{GS} = 10V, I _D = 2A R _{GEN} = 3Ω, R _L = 1Ω		10		nS
Turn-on rise time	t _r			20		
Turn-off delay time	t _{d(off)}			29		
Turn-off fall time	t _f			21		
Source-Drain Diode characteristics						
Diode Forward voltage	V _{SD}	V _{GS} = 0V, I _S = 5A			1.2	V
Reverse Recovery Charge	Q _{rr}	I _F = 5A, di/dt = 500A/μs			11.7	nC
Reverse Recovery Time	t _{rr}				23	nS

Notes:

- 1) Pulse Test: Pulse Width ≤ 300us, Duty cycle ≤ 2%.
- 2) R_{θJA} is the sum of the junction-to-lead and lead-to-ambient thermal resistance, where the lead thermal reference is defined as the solder mounting surface of the drain pins. R_{θJL} is guaranteed by design, while R_{θJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.
- 3) Guaranteed by design, not subject to production testing.

Typical Characteristics

Figure 1. Output Characteristics

Figure 2. Transfer Characteristics

Figure 3. On-Resistance vs. Drain Current and Gate Voltage

Figure 4. On-Resistance vs. Junction Temperature

Figure 5. Capacitance Characteristics

Figure 6. Gate Charge

Typical Characteristics




Figure 7. Safe Operation Area




Figure 8. Maximum Continuous Drain Current vs Ambient Temperature





Figure 9. Normalized Maximum Transient Thermal Impedance

SOT-23-6L Package Information


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950 (BSC)		0.037 (BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°