

Product Summary

$V_{(BR)DSS}$	$R_{DS(on)MAX}$	I_D
60V	44mΩ@10V	5A
	49mΩ@4.5V	

Feature

- Trench power MV MOSFET technology
- High speed switching
- High density cell design for low $R_{DS(ON)}$
- Suffix "-Q1" for AEC-Q101

Application


- Battery protection
- Load switch
- Power management

Package




SOP-8

Circuit diagram



Marking



Absolute maximum ratings ($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	5	A
Continuous Drain Current ($T_A=70^{\circ}\text{C}$)	$I_{D(70^{\circ}\text{C})}$	4	A
Pulsed Drain Current ¹⁾	I_{DM}	25	A
Single Pulse Avalanche Energy ³⁾	E_{AS}	30.25	mJ
Power Dissipation	P_D	3.1	W
Thermal Resistance Junction to Ambient ²⁾	$R_{\theta JA}$	40.3	$^{\circ}\text{C}/\text{W}$
Operating Junction Temperature	T_J	$-55 \sim +150$	$^{\circ}\text{C}$
Storage Temperature	T_{STG}	$-55 \sim +150$	$^{\circ}\text{C}$

Electrical characteristics ($T_J=25^{\circ}\text{C}$, unless otherwise noted)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	60			V
Zero gate voltage drain current	I _{DSS}	V _{DS} =60V, V _{GS} =0V			1	μA
Gate-body leakage current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.5	2.5	V
Drain-source on-resistance	R _{DS(on)}	V _{GS} =10V, I _D =5A		35	44	mΩ
		V _{GS} =4.5V, I _D =4A		39	49	
Dynamic characteristics ⁴⁾						
Input Capacitance	C _{iss}	V _{DS} =30V, V _{GS} =0V, f =1MHz		1018		pF
Output Capacitance	C _{oss}			70		
Reverse Transfer Capacitance	C _{rss}			62		
Total Gate Charge	Q _g	V _{DS} =30V, V _{GS} =10V, I _D =10A		26		nC
Gate-Source Charge	Q _{gs}			5.4		
Gate-Drain Charge	Q _{gd}			6.5		
Turn-on delay time	t _{d(on)}	V _{DS} =30V, V _{GS} =10V, I _D =2A R _G =3Ω, R _L =1Ω		10		nS
Turn-on rise time	t _r			20		
Turn-off delay time	t _{d(off)}			29		
Turn-off fall time	t _f			21		
Source-Drain Diode characteristics						
Diode Forward Current	I _S				5	A
Diode Forward voltage	V _{SD}	V _{GS} =0V, I _S =5A			1.2	V
Reverse recover time	T _{rr}	I _F =20A, di/dt =500A/us		23		nS
Reverse recovery charge	Q _{rr}			11.7		nC

Notes:

- 1) Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$.
- 2) $R_{\theta JA}$ is the sum of the junction-to-lead and lead-to-ambient thermal resistance, where the lead thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JL}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.
- 3) $T_J=25^{\circ}\text{C}$, $V_G=10\text{V}$, $R_G=25\Omega$, $L=0.5\text{mH}$, $I_{AS}=11\text{A}$.
- 4) Guaranteed by design, not subject to production testing.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. On-Resistance vs. Junction Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge

Typical Characteristics




Figure 7. Safe Operation Area




Figure 8. Maximum Continuous Drain Current vs Ambient Temperature





Figure 9. Normalized Maximum Transient Thermal Impedance

SOP-8 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069
B	0.100	0.250	0.004	0.010
C	1.350	1.550	0.053	0.061
D	0.330	0.510	0.013	0.020
E	0.170	0.250	0.007	0.010
F	4.800	5.000	0.189	0.197
G	1.270 BSC.		0.050 BSC.	
H	5.800	6.200	0.228	0.244
J	3.800	4.000	0.150	0.157
K	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°