

Product Summary

$V_{(BR)DSS}$	$R_{DS(on)MAX}$	I_D
60V	16.8mΩ@10V	9A
	22mΩ@4.5V	

Feature

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Low gate to drain charge to reduce switching losses
- Suffix "-Q1" for AEC-Q101

Application


- Load switch
- Power switching application

Package



SOP-8

Circuit diagram



Marking



Absolute maximum ratings (T_c=25°C unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	60	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _D	9	A
Continuous Drain Current (T _c =100°C)	I _D (100°C)	7	A
Pulsed Drain Current	I _{DM}	36	A
Power Dissipation	P _D	2.6	W
Thermal Resistance Junction to Ambient ¹⁾	R _{θJA}	48	°C/W
Operating Junction Temperature	T _J	-55 ~ +150	°C
Storage Temperature	T _{STG}	-55 ~ +150	°C

Electrical characteristics (T_c=25 °C, unless otherwise noted)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =250μA	60			V
Zero gate voltage drain current	I _{DSS}	V _{DS} =60V, V _{GS} =0V			1	μA
Gate-body leakage current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
Gate threshold voltage ²⁾	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.2	1.8	2.2	V
Drain-source on-resistance ²⁾	R _{DS(on)}	V _{GS} =10V, I _D =9A		14.5	16.8	mΩ
		V _{GS} =4.5V, I _D =8A		16	22	
Dynamic characteristics ³⁾						
Input Capacitance	C _{iss}	V _{DS} =30V, V _{GS} =0V, f =1MHz		2180		pF
Output Capacitance	C _{oss}			350		
Reverse Transfer Capacitance	C _{rss}			270		
Total Gate Charge	Q _g	V _{DS} =30V, V _{GS} =10V, I _D =9A		58		nC
Gate-Source Charge	Q _{gs}			8		
Gate-Drain Charge	Q _{gd}			17		
Turn-on delay time	t _{d(on)}	V _{DS} =30V, V _{GS} =10V, R _L =1Ω R _G =3Ω		8.5		nS
Turn-on rise time	t _r			6		
Turn-off delay time	t _{d(off)}			30		
Turn-off fall time	t _f			5		
Source-Drain Diode characteristics						
Diode Forward Current	I _S				9	A
Diode Forward voltage	V _{SD}	V _{GS} =0V, I _S =9A			1.2	V
Reverse recover time	T _{rr}	I _F =9A, di/dt =100A/us ²⁾		30		nS
Reverse recovery charge	Q _{rr}	T _J =25℃		44		nC

Notes:

- 1) Surface Mounted on FR4 Board, t ≤ 10 sec.
- 2) Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
- 3) Guaranteed by design, not subject to production testing.

Typical Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward

Typical Characteristics




Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 Current De-rating




Figure 10 Power De-rating





Figure 11 Normalized Maximum Transient Thermal Impedance

SOP-8 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.201
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 BSC.		0.050 BSC.	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°